

TP65H300G4LSG

650V SuperGaN™ GaN FET in PQFN (source tab)

Preliminary Datasheet

Description

The TP65H300G4WS 650V, 240 mΩ Super Gallium Nitride (SuperGaN™) FET is a normally-off device. It combines stateof-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

SuperGaN is Transphorm's 4th generation GaN platform, which uses advanced epi and patented design technologies to reduce cost through simplified manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature

- AN0003: Printed Circuit Board Layout and Probing
- ANOOO7: Recommendations for Vapor Phase Reflow
- ANO009: Recommended External Circuitry for GaN FETs
- AN0012: PQFN Tape and Reel Information

Product Series and Ordering Information

| Part Number | Package | Package Configuration |
|-------------------|----------|--------------------------|
| TP65H300G4LSG-TR* | 8x8 PQFN | Source |

^{* &}quot;-TR" suffix refers to tape and reel. Refer to ANO012 for details.

TP65H300G4LSG

PQFN (top view)

Cascode Device Structure

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- · Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting







| Key Specifications | | | |
|------------------------------|-----|--|--|
| V _{DS} (V) | 650 | | |
| V _{(TR)DSS} (V) max | 725 | | |
| $R_{DS(on)}(m\Omega)$ max* | 312 | | |
| Q _{RR} (nC) typ | 23 | | |
| Q _G (nC) typ | 9.6 | | |

^{*} Dynamic R_{DS(on)}; see Figures 19 and 20

Cascode Schematic Symbol

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

| Symbol | Paramo | eter | Limit Value | Unit |
|----------------------|---|--|-------------|------|
| V _{DSS} | Drain to source voltage (T _J = - | 55°C to 150°C) | 650 | |
| V _{(TR)DSS} | Transient drain to source voltage ^a | | 725 | V |
| V _{GSS} | Gate to source voltage | | ±18 | |
| P _D | Maximum power dissipation @ | n power dissipation @T _C =25°C | | W |
| I- | Continuous drain current @Tc | Continuous drain current @T _C =25°C b | | А |
| I _D | Continuous drain current @T _C =100°C b | | 4.1 | А |
| I _{DM} | Pulsed drain current (pulse wi | Pulsed drain current (pulse width: 10µs) | | A |
| T _C | Operating temperature | Case | -55 to +150 | °C |
| TJ | Operating temperature | Junction | -55 to +150 | °C |
| Ts | Storage temperature | | -55 to +150 | °C |
| T _{SOLD} | Reflow soldering temperature ° | | 260 | °C |

In off-state, spike duty cycle D<0.01, spike duration <1 μ s

For increased stability at high current operation, see Circuit Implementation on page 3


Reflow MSL3

Thermal Resistance

| Symbol | Parameter | Maximum | Unit |
|-------------------|-----------------------|---------|------|
| R _O JC | Junction-to-case | 6 | °C/W |
| R _{OJA} | Junction-to-ambient d | 50 | °C/W |
| Notes: | | | |

d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm2 copper area and 70µm thickness)

Circuit Implementation



Simplified Half-bridge Schematic

Recommended gate drive: (OV, 12V) with $R_{\text{G(tot)}}\text{= 30}\ \Omega^{\text{a}}$

| Gate Ferrite Bead (FB1) | Required DC Link RC Snubber (RC _{DCL}) b |
|-------------------------|--|
| 240Ω@100MHz | 4.7-10nF + 5Ω |

Notes:

a. For bridge topologies only. R_G could be much smaller in single ended topologies.

b. RC_{DCL} should be placed as close as possible to the drain pin.

Electrical Parameters (T_J=25 °C unless otherwise stated)

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions | |
|--------------------------------|--|-----|------|------|-------|--|--|
| Forward Device Characteristics | | | | | | | |
| $V_{(BL)DSS}$ | Maximum drain-source voltage | 650 | _ | _ | V | V _{GS} =0V | |
| $V_{\text{GS(th)}}$ | Gate threshold voltage | 1.6 | 2.1 | 2.6 | V | V _{DS} =V _{GS} , I _D =0.5mA | |
| D | Drain-source on-resistance a | _ | 240 | 312 | mΩ | V _{GS} =8V, I _D =5A | |
| R _{DS(on)eff} | Drain-source off-resistance s | _ | 492 | _ | 11122 | V _{GS} =8V, I _D =5A, T _J =150°C | |
| lana | Drain-to-source leakage current | _ | 1.2 | 12 | μA | V _{DS} =650V, V _{GS} =0V | |
| I _{DSS} | Dialit-to-source leakage current | _ | 8 | _ | μΑ | V _{DS} =650V, V _{GS} =0V, T _J =150°C | |
| | Gate-to-source forward leakage current | _ | _ | 100 | nA | V _{GS} =20V | |
| I_{GSS} | Gate-to-source reverse leakage current | _ | _ | -100 | nA nA | V _{GS} =-20V | |
| C _{ISS} | Input capacitance | _ | 760 | _ | | | |
| Coss | Output capacitance | _ | 16 | _ | pF | V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz | |
| C_{RSS} | Reverse transfer capacitance | _ | 2 | _ | | | |
| $C_{O(er)}$ | Output capacitance, energy related b | _ | 24 | _ | pF | V _{GS} =0V, V _{DS} =0V to 400V | |
| C _{O(tr)} | Output capacitance, time related c | _ | 47 | _ | μΓ | | |
| Q _G | Total gate charge | _ | 9.6 | _ | | | |
| Q _{GS} | Gate-source charge | _ | 2.6 | _ | nC | V_{DS} =400V, V_{GS} =0V to 8V, I_D =4A | |
| Q_{GD} | Gate-drain charge | _ | 2.6 | _ | | | |
| Qoss | Output charge | _ | 19 | _ | nC | V _{GS} =0V, V _{DS} =0V to 400V | |
| $t_{\text{D(on)}}$ | Turn-on delay | _ | 19.4 | _ | | V_{DS} =400V, V_{GS} =0V to 8V, I_{D} =4A, R_{G} =30 Ω ,4A driver | |
| t_R | Rise time | _ | 3.4 | _ | ns | | |
| $t_{\text{D(off)}}$ | Turn-off delay | _ | 53 | _ | 115 | | |
| t _F | Fall time | _ | 10 | _ | | | |

Notes:

Dynamic $R_{DS(on)}$ value; see Figures 19 and 20 for conditions Equivalent capacitance to give same stored energy from 0V to 400V b.

Equivalent capacitance to give same charging time from OV to 400V


Electrical Parameters (T_J=25 °C unless otherwise stated)

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions | |
|-----------------|--------------------------------|-----|-----|-----|------|--|--|
| Reverse Dev | Reverse Device Characteristics | | | | | | |
| Is | Reverse current | _ | _ | 3.7 | А | V _{GS} =0V, T _C =100°C, ≤25% duty cycle | |
| V_{SD} | Reverse voltage ^a | _ | 1.7 | _ | V | V_{GS} =0V, I_{S} =5A | |
| | | _ | 1.2 | _ | | V _{GS} =0V, I _S =2A | |
| t _{RR} | Reverse recovery time | _ | 16 | _ | ns | I _S =5A, V _{DD} =400V, di/dt=1000A/us | |
| Q_{RR} | Reverse recovery charge | _ | 23 | _ | nC | | |

Notes:

a. Includes dynamic $R_{DS(on)}$ effect

Typical Characteristics (T_C=25 °C unless otherwise stated)



20
18
16
14
12
2 3.5V


8
6
4
2
0
0
2
4
6
8
10
V_{DS}[V]


Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}









Figure 4. Normalized On-resistance $I_D{=}16A,\,V_{GS}{=}10V$

Typical Characteristics (T_C=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy








Figure 8. Typical Gate Charge I_{DS} =4A, V_{DS} =400V

Typical Characteristics (T_C =25 °C unless otherwise stated)





Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$






Figure 11. Safe Operating Area Tc=25°C

Figure 12. Transient Thermal Resistance



TP65H300G4LSG

Typical Characteristics (T_C=25 % Crunless otherwise stated)

Preliminary Datasheet




Figure 13. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ Parameter \ T_J$

transphorm

TP65H300G4LSG

Test Circuits and Waveforms

Preliminary Datasheet




Figure 14. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit






Figure 17. Diode Recovery Waveform





Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note Printed Circuit Board Layout and Probing for GaN Power Switches. The table below provides some practical rules that should be followed during the evaluation.


When Evaluating Transphorm GaN Devices:

| DO | DO NOT |
|---|--|
| Minimize circuit inductance by keeping traces short, both in the drive and power loop | Twist the pins of TO-220 or TO-247 to accommodate GDS board layout |
| Minimize lead length of TO-220 and TO-247 package when mounting to the PCB | Use long traces in drive circuit, long lead length of the devices |
| Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points | Use differential mode probe or probe ground clip with long wire |
| See AN0003: Printed Circuit Board Layout and Probing | |

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations



transphormusa.com

12

Revision History

| Version | Date | Change(s) | |
|---------|-----------|---|--|
| 0 | 3/1/2018 | Preliminary Datasheet | |
| 0.1 | 8/20/2019 | Preliminary Datasheet | |
| 0.2 | 1/31/2020 | Preliminary Datasheet updated Qg and added ANOOO7 | |
| 0.3 | 2/24/2020 | Preliminary Datasheet Ron_max updated | |